Introduction
Altera ® APEX TM 20K devices feature the MultiCore TM architecture, which combines product-terms, look-up tables (LUTs), and embedded memory for System-on-a-Programmable-Chip TM integration. The MultiCore architecture improves system performance: the product-term architecture provides higher performance for combinatorial functions (e.g., address decoding and complex state machines), while the LUT architecture contributes superior performance for registered data path functions. This architecture eliminates off-chip delays that result from using separate product-term and LUT devices. Figure 1 shows system performance using separate product-term and LUT devices, including a typical board delay. In contrast, Figure 2 shows system performance with an integrated product-term and LUT architecture. This application note describes the APEX 20K architecture and explains how to implement product-term logic.
MegaLAB Structure
The basic building block of the APEX 20K family is the MegaLAB TM structure, which contains 16 logic array blocks (LABs), each comprised of 10 logic elements (LEs); these LEs are architecturally equivalent to FLEX ® 6000 LEs. Each APEX MegaLAB structure also has an embedded system block (ESB) that is configurable as 2,048-bit dual-port RAM, ROM, or content-addressable memory (CAM), or as 16 product-term macrocells.
Each macrocell contains two product terms that can be combined through an OR gate or an XOR gate, and a programmable inverter for wide-input OR functions. The output of each macrocell can be registered with each register containing a clock enable and an asynchronous clear. The register can also emulate an asynchronous preset by using the NOT-Gate PushBack option in the Quartus TM software. Additionally, the ESB macrocell includes parallel expanders that can feed or be fed by an adjacent macrocell. Parallel expanders improve system performance and routability, making the ESB product-term architecture ideal for applications that require wide multiplexing and high fan-in. Figure 3 shows the MegaLAB structure. 
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Product-Term Logic in the ESB
The product-term portion of the MultiCore architecture is implemented with the ESB. An ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. Each ESB is fed by 32 inputs from the adjacent local interconnect; therefore, it can be driven by the MegaLAB interconnect or the adjacent LAB. Also, 9 ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.
In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. The programmable register can implement D, T, JK, or SR flipflops. Parallel expanders make the ESB product-term configuration ideal for applications requiring wide multiplexing and high fan-in. Figure 4 shows the APEX ESB macrocell.
Figure 4. APEX ESB Macrocell
Parallel expanders make the ESB product-term configuration ideal for applications requiring wide multiplexing and high fan-in because they can be used to drive up to 32 product terms to a single macrocell. 
Improving
Performance by Using Product Terms
The MultiCore architecture improves system performance: the productterm architecture provides higher performance for combinatorial functions such as address decoding and state machines, while the LUT architecture contributes superior performance for registered data path functions. Subdesigns such as wide-input functions and state machines are implemented more efficiently in product terms; therefore, combining two architectures in one device results in better performance and device utilization. Table 1 compares performance and device utilization for common applications implemented in product-term and LUT-based architectures. Thirty-two product terms require the same silicon area as 50 LEs. The wide-input AND gate and state machine are faster and implemented more efficiently in the product-term architecture, while the multiplier and multiplexer are better implemented in the LUT.
The product-term delay of the APEX ESB is approximately 3.9 ns; the parallel expander delays of the ESB are approximately 0.7 ns.
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Note:
(1) Input registers are not included in utilization numbers.
Register Placement for Optimal Performance
For optimal performance in product-term mode, registers that are used to drive product terms can be placed in the LAB that is adjacent to the ESB. This LAB directly drives the local interconnect that drives the ESB, eliminating any routing delays through the MegaLAB interconnect. Timing-driven compilation in the Quartus software will also use this placement to meet user-specified timing requirements. See Figure 7 . 
Using Turbo Mode
The APEX ESB has a "turbo" mode that improves performance of logic implemented in the ESB. The Quartus software provides designers with the option to turn on this feature for improved performance or turn off this feature for reduced power consumption. Using the Quartus software, you can implement this APEX ESB feature on an ESB-by-ESB basis.
Using Quartus Software to Implement Product-Term Logic
Altera's Quartus software, which supports APEX 20K devices, allows you to control APEX ESB implementation in product-term mode on either specific blocks of logic or on an ESB-by-ESB basis. You can implement product-term, LUT, and ROM configurations of the ESB using the Assignment Organizer dialog box (see Figure 11 on page 11). RAM, ROM, and CAM logic designs are implemented through megafunctions. The Quartus software supports multiple methods for implementing logic in product-term mode. For example, logic can be targeted for productterm mode on a hierarchical level. If you target a hierarchy level for product-term mode, that hierarchy level and all of its lower levels will be implemented using the product-term mode configuration. By using the Quartus software, you can also target a hierarchy level as AUTO . Based on an area utilization algorithm, the Quartus software automatically decides if the logic is better implemented in product terms or LUTs. A lower hierarchy level may be targeted for a different logic implementation than its parent hierarchy level (only if the targeted higher level is set for LUT or AUTO ). Figure 8 demonstrates hierarchical implementation capability of logic in product-term mode using the Quartus software.
Figure 8. Hierarchical Implementation
Logic can be targeted globally or on an entity-by-entity basis. You can target an entity for product-term implementation. If other instances of the entity occur within the design, the Quartus software also provides the option to have the other instances implemented in product-term mode. Figure 9 demonstrates the entity-based implementation capability of logic in product-term mode using the Quartus software. 
Top-Level Hierarchical Design
Other instantiations of the same entity are also implemented in product-term mode.
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